Member access

4-Traders Homepage  >  Shares  >  Nasdaq  >  Cadence Design Systems Inc    CDNS   US1273871087

SummaryQuotesChart AnalysisNewsAnalysisCalendarCompanyFinancialsConsensusRevisions 
News SummaryMost relevantAll newsSector news 

Cadence Design Systems : Hitachi Tapes Out 28nm Design with Cadence Tempus Timing Signoff Solution, Reducing Timing Closure by One Month

07/16/2014 | 11:47pm US/Eastern

By a News Reporter-Staff News Editor at Journal of Engineering -- Cadence Design Systems, Inc. (NASDAQ: CDNS), a leader in global electronic design innovation, announced that Hitachi has taped out its latest giga-scale design using the Cadence Tempus™ Timing Signoff Solution. Hitachi also utilized Tempus Timing Signoff Optimization (TSO), resulting in a reduction of their overall closure time to just 3 weeks down from almost 2 months. This represents a significant improvement in ECO iterations versus their previous solution. The Tempus solution's advanced capabilities were able to analyze over 50M cells flat in the design, an analysis that normally requires a hierarchical signoff flow. Hierarchical strategies were used extensively during the implementation phase; however, flat analysis was needed at signoff to ensure the best accuracy.

http://photos.prnewswire.com/prnvar/20140102/SF39436LOGO

The Tempus solution is the lead tool in a new class of massively parallel timing signoff tools and capabilities, which enable customers to shrink timing signoff closure and analysis turnaround time to a minimum. In addition to faster time-to-tapeout, designs are produced with less pessimism, area and power consumption through physically aware and path-based analysis optimization. By combining the massively parallelized capabilities of Tempus and QRC together and leveraging native database formats, Hitachi was able to improve time-to-tapeout well beyond those of existing mixed tool flows.

"The size and complexity characteristics of our latest design required a timing solution that could handle 50M cells quickly and efficiently," said Yuko Ito, director for Design Engineering First Department, Platform Advanced Engineering Operation, Information & Telecommunication Systems Company, Hitachi, Ltd. "The Tempus solution met our turnaround time challenge while ensuring the highest level of correlation to SPICE."

In addition, Toru Hiyama, general manager for Platform Advanced Engineering Operation, Information & Telecommunication Systems Company, Hitachi, Ltd. remarked, "The Tempus Timing Signoff Solution and QRC were the right timing platform to address our signoff analysis and closure needs. With strong support from Cadence, we expect continued success in taping-out leading-edge designs at 28nm and beyond."

"We have worked very closely with Hitachi to ensure that the Tempus solution fulfills the requirements of its next generation of product design cycles," said Anirudh Devgan, senior vice president of the Digital and Signoff Group (DSG) at Cadence. "The Tempus solution is the first innovation in a platform of signoff tools that brings a scalable and complete signoff solution to our customers now and at smaller process nodes."

To learn more about Tempus Timing Signoff Solution capabilities, please visit http://www.cadence.com/products/mfg/tempus/pages/default.aspx.

Keywords for this news article include: Engineering, Telecommunications, Cadence Design Systems Inc..

Our reports deliver fact-based news of research and discoveries from around the world. Copyright 2014, NewsRx LLC

(c) 2014 NewsRx LLC

React to this article
Latest news on CADENCE DESIGN SYSTEMS INC
14h ago CADENCE DESIGN SYSTEMS : Assigned Patent
5d ago CADENCE DESIGN SYSTEMS : Earns Commendation from City of San Jose
5d ago CADENCE DESIGN SYSTEMS : Fujitsu Kansai-Chubu Net-Tech Shortens Design Time by 4..
5d ago CADENCE DESIGN SYSTEMS : GLOBALFOUNDRIES and Cadence Deliver First SoC Enablemen..
6d ago CADENCE DESIGN SYSTEMS : Perspec System Verifier Delivers Up to 10X Productivity..
6d ago CADENCE DESIGN SYSTEMS : Media Alert: Cadence to Host Front-End Design Summit
6d ago CADENCE DESIGN SYSTEMS : Media Alert: Cadence to Showcase Audio and Video IP at ..
6d ago CADENCE DESIGN SYSTEMS : Receives Commendation from City of San Jose
6d ago CADENCE DESIGN SYSTEMS : Senior Group Director Investor Relations Alan Lindstrom..
12/15 CADENCE DESIGN SYSTEMS : Assigned Patent
Advertisement
Chart
Duration : Period :
Cadence Design Systems Inc Technical Analysis Chart | CDNS | US1273871087 | 4-Traders
Income Statement Evolution
More Financials
Dynamic quotes  
ON
| OFF