Log in
E-mail
Password
Remember
Forgot password ?
Become a member for free
Sign up
Sign up
Settings
Settings
Dynamic quotes 
OFFON

4-Traders Homepage  >  Equities  >  Nasdaq  >  Cadence Design Systems Inc    CDNS

SummaryQuotesChartsNewsAnalysisCalendarCompanyFinancialsConsensusRevisions 
News SummaryMost relevantAll newsSector newsTweets 
The feature you requested does not exist. However, we suggest the following feature:

Media Alert: Cadence to Showcase Verification Suite Solutions at DVCon 2017

share with twitter share with LinkedIn share with facebook
share via e-mail
0
02/16/2017 | 04:46pm CET

SAN JOSE, Calif., Feb. 16, 2017 /PRNewswire/ -- Cadence Design Systems, Inc. (NASDAQ: CDNS) will showcase the Cadence(®) Verification Suite and its most recent innovations at DVCon 2017. The event is being held February 27 to March 2, 2017 in San Jose, Calif., with Cadence, a gold sponsor, in booth 702. To register for the conference, visit https://dvcon.org.

WHAT: Join the Cadence speakers who will be participating in the following presentations, posters, panels, and tutorials:

    --  Keynote: Tomorrow's Verification Today, Tuesday, February 28 at 1:30
        p.m., Dr. Anirudh Devgan, senior vice president and general manager of
        the Digital & Signoff Group (DSG) and the System & Verification Group
        (SVG)
    --  Accellera Tutorial: Creating Portable Stimulus Models with the Upcoming
        Accellera Standard, Monday, February 27 at 9:00 a.m., Sharon Rosenberg,
        senior solutions architect
    --  Accellera Tutorial: Introducing IEEE 1800.2 - The Next Step for UVM,
        Monday, February 27 at 2:00 p.m., Adam Sherer, product management group
        director
    --  Poster: Mixed-Signal Verification Methodology to Verify USB
        Type-C((TM)), Tuesday, February 28 at 10:30 a.m., Varun R, design
        engineer II
    --  Lunch Panel: Application-Specific Verification from Edge Nodes Through
        Hubs, Networks, and Servers - Are the Requirements All the Same?,
        Tuesday, February 28 at 2:00 p.m., Frank Schirrmeister, senior product
        management group director
    --  Presentation: Flexible Indirect Registers with UVM, Tuesday, February 28
        at 2:00 p.m., Uwe Simm, software architect
    --  Panel: SystemVerilog Jinxed Half My Career - Where Do We Go from Here?,
        Wednesday, March 1 at 1:30 p.m., Adam Sherer, product management group
        director
    --  Cadence Tutorial: Reinventing SoC Verification - It Is About Time, March
        2 at 8:30 a.m., Larry Melling, product management director
    --  Cadence Tutorial: Optimizing IP Verification - Which Engine? March 2 at
        2:00 p.m., Pete Hardee, product management director

In addition, attendees will have the opportunity to hold in-depth discussions on a variety of verification topics with Cadence subject matter experts at the booth. Experts will be available to discuss formal/static verification, parallel simulation, emulation, FPGA-based prototyping, verification IP, planning and metrics, debug, portable stimulus and many more. For more information on Cadence activities at DVCon, visit the Cadence events website at www.cadence.com/go/DVCon2017.

WHEN: DVCon is scheduled for February 27 to March 2, 2017.

WHERE: Doubletree Hotel in San Jose, Calif. Cadence is located in booth 702.

About Cadence

Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers and research facilities around the world to serve the global electronics industry. More information about the company, its products and its services is available at www.cadence.com.

© 2017 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo and the other Cadence marks found at www.cadence.com/go/trademarks are trademarks or registered trademarks of Cadence Design Systems, Inc. All rights reserved. All other trademarks are the property of their respective owners.

For more information, please contact:
Cadence Newsroom
408-944-7039
newsroom@cadence.com

To view the original version on PR Newswire, visit:http://www.prnewswire.com/news-releases/media-alert-cadence-to-showcase-verification-suite-solutions-at-dvcon-2017-300408591.html

SOURCE Cadence Design Systems, Inc.

share with twitter share with LinkedIn share with facebook
share via e-mail
0
Latest news on CADENCE DESIGN SYSTEMS INC
02/16 MEDIA ALERT : Cadence to Showcase Verification Suite Solutions at DVCon 2017
02/14 MEDIA ALERT : Cadence to Showcase Latest Tensilica DSPs for Mobile, Automotive, ..
02/10 CADENCE DESIGN : President and CEO Lip-Bu Tan to Present at Morgan Stanley Techn..
02/10 CADENCE DESIGN : Management's Discussion and Analysis of Financial Condition and..
02/01 CADENCE DESIGN : meets 4Q profit forecasts
02/01 CADENCE DESIGN SYSTEMS INC : Entry into a Material Definitive Agreement, Results..
02/01 CADENCE DESIGN : Reports Fourth Quarter and Fiscal Year 2016 Financial Results
02/01 CADENCE DESIGN : Cavium Deploys the Cadence Palladium Z1 Enterprise Emulation Pl..
02/01 CADENCE DESIGN : Cavium Deploys the Cadence Palladium Z1 Enterprise Emulation Pl..
01/31 CADENCE DESIGN : Cavium Deploys the Cadence Palladium Z1 Enterprise Emulation Pl..
More news
Sector news : Software - NEC
02/17DJAmazon Rivals Have Big Clouds to Fill
02/15DJBERKSHIRE HATHAWAY : Correction to Gates Foundation Story
02/15 European bank shares climb to three-week high in earnings-driven trade
02/14DJBERKSHIRE HATHAWAY : Gates Foundation Asks U.S. and Other Nations to Not Give Up..
02/14DJBERKSHIRE HATHAWAY : Gates Foundation Asks U.S. and Other Nations to Not Give Up..
More sector news : Software - NEC
News from SeekingAlpha
02/02 TECHNOLOGY - TOP GAINERS / LOSERS AS : 00 pm
02/02 Cadence Design Systems (CDNS) Q4 2016 Results - Earnings Call Transcript
02/01 Cadence Design Systems beats by $0.01, revenue in-line
01/31 Notable earnings after Wednesday?s close
2016 Mentor Graphics - Investors Should Be Pleased As Siemens Offers A Full Price
Advertisement
Financials ($)
Sales 2017 1 930 M
EBIT 2017 475 M
Net income 2017 262 M
Finance 2017 37,4 M
Yield 2017 -
P/E ratio 2017 32,63
P/E ratio 2018 29,35
EV / Sales 2017 4,34x
EV / Sales 2018 4,02x
Capitalization 8 419 M
More Financials
Chart CADENCE DESIGN SYSTEMS INC
Duration : Period :
Cadence Design Systems Inc Technical Analysis Chart | CDNS | US1273871087 | 4-Traders
Full-screen chart
Technical analysis trends CADENCE DESIGN SY...
Short TermMid-TermLong Term
TrendsBullishBullishBullish
Technical analysis
Income Statement Evolution
More Financials
Consensus
Sell
Buy
Mean consensus OUTPERFORM
Number of Analysts 9
Average target price 29,7 $
Spread / Average Target -1,8%
Consensus details
EPS Revisions
More Estimates Revisions
Managers
NameTitle
Lip-Bu Tan President, Chief Executive Officer & Director
John B. Shoven Chairman
Geoffrey G. Ribar Chief Financial Officer & Senior Vice President
Neil Kole Chief Information Officer & SVP
Roger S. Siboni Independent Director
More about the company
Sector and Competitors
1st jan.Capitalization (M$)
CADENCE DESIGN SYSTEMS..19.75%8 419
MICROSOFT CORPORATION3.99%499 353
RED HAT INC18.51%14 727
HEXAGON AB11.74%14 073
CITRIX SYSTEMS, INC.80.27%12 555
SYNOPSYS, INC.19.79%10 584
More Results