Log in
Forgot password ?
Become a member for free
Sign up
Sign up
Dynamic quotes 

4-Traders Homepage  >  Equities  >  Nasdaq  >  Cadence Design Systems Inc    CDNS

News SummaryMost relevantAll newsSector newsTweets 
The feature you requested does not exist. However, we suggest the following feature:

Cadence Design : AltaSens Adopts Cadence Modus Test Solution for Mixed-Signal Image Sensor Designs

share with twitter share with LinkedIn share with facebook
share via e-mail
01/11/2017 | 04:46pm CET

Cadence Modus Test Solution's seamless integration with digital and verification tools enabled AltaSens to meet test coverage goals and save weeks on design convergence

SAN JOSE, Calif., Jan. 11, 2017 /PRNewswire/ -- Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced that AltaSens has adopted the Cadence® Modus(TM) Test Solution for its mixed-signal next-generation image sensors. By using the Modus Test Solution in conjunction with other Cadence digital and verification tools on a 90nm process technology, AltaSens successfully met its aggressive test coverage goals while saving several weeks on design convergence. For more information, please visit www.cadence.com/modus.

The Modus Test Solution enabled AltaSens to deliver its first complex digital-on-top (DOT) image sensor design much more efficiently. The Modus Test Solution's compression logic allowed AltaSens to perform a single pin test, which reduced the impact on the product package and led to reduced test costs. Using the Modus Test Solution's automatic test pattern generation (ATPG) capabilities, the AltaSens design team was able to meet fault coverage goals rapidly with greater than 98 percent static coverage, ensuring that the design functioned as intended and that there were no manufacturing defects that could compromise the image sensors.

To further ease design development, the Modus Test Solution shares a common user interface with the other Cadence digital and verification tools used by AltaSens, including the Genus(TM) Synthesis Solution, the Innovus(TM) Implementation System and the Quantus(TM) QRC Extraction Solution. This enabled the AltaSens team to handle complex floorplan challenges out of the box. Additionally, the digital flow's integration with the Cadence Incisive® Verification Platform enabled functional verification throughout the design process, speeding time to market.

"The Cadence Modus Test Solution was very easy to use, and we were able to incorporate it seamlessly with our existing flow to create next-generation image sensors," said Vikram Murali, principal physical design engineer at AltaSens. "We've used competitive test solutions previously and decided to switch to the Cadence test solution for this time-sensitive project because we knew it would involve a minimal learning curve and that we'd spend fewer hours on the design."

The Modus Test Solution enables design engineers to reduce test time by up to 3X, bringing down production test costs and increasing silicon profit margins. The next-generation test solution incorporates a patented, physically aware 2D Elastic Compression architecture that enables compression ratios beyond 400X without impacting design size or routing.

About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers and research facilities around the world to serve the global electronics industry. More information about the company, its products and its services is available at www.cadence.com.

© 2017 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo and the other Cadence marks found at www.cadence.com/go/trademarks are trademarks or registered trademarks of Cadence Design Systems, Inc. All other trademarks are the property of their respective owners.

For more information, please contact:
Cadence Newsroom

To view the original version on PR Newswire, visit:http://www.prnewswire.com/news-releases/altasens-adopts-cadence-modus-test-solution-for-mixed-signal-image-sensor-designs-300389260.html

SOURCE Cadence Design Systems, Inc.

share with twitter share with LinkedIn share with facebook
share via e-mail
01/11 CADENCE DESIGN : AltaSens Adopts Cadence Modus Test Solution for Mixed-Signal Im..
01/10 CADENCE DESIGN : Almalence Video SuperSensor Software Now Improves Video Image Q..
01/09 CADENCE DESIGN : Announces Fourth Quarter and Fiscal Year 2016 Financial Results..
01/09 CADENCE DESIGN : Announces Availability of Industry-First Bluetooth 5 Verificati..
01/06 CADENCE DESIGN : Announces Fourth Quarter and Fiscal Year 2016 Financial Results..
01/05 CADENCE DESIGN : Fortemedia Licenses Tensilica Fusion F1 DSP for Use in Always-O..
01/05 CADENCE DESIGN : Almalence Video SuperSensor Software Now Improves Video Image Q..
01/05 CADENCE DESIGN : Presolicitation Notice - Cadence Support Renewal
01/04 CADENCE DESIGN : and Dolby Collaborate to Enable the World’s First TVs Fea..
01/04 CADENCE DESIGN : and Dolby Collaborate to Enable the World's First TVs Featuring..
More news
Sector news : Software - NEC
01/19DJORACLE : Snapchat to Enable Ad Targeting Using Third Party Data
01/19DJORACLE : U.S. Pushes for Fair Pay With 11th-Hour Suits -- WSJ
01/19DJORACLE : The Government's 11th-Hour Push for Fair Pay
01/18DJORACLE : U.S. Sues Oracle, Alleging Salary and Hiring Discrimination -- Update
01/18DJORACLE : U.S. Sues Oracle, Alleging Salary and Hiring Discrimination
More sector news : Software - NEC
News from SeekingAlpha
2016 Mentor Graphics - Investors Should Be Pleased As Siemens Offers A Full Price
2016 Synopsys, Cadence Design Systems rise subsequent Mentor Graphics takeover
2016 Cadence Design Systems (CDNS) Q3 2016 Results - Earnings Call Transcript
2016 Cadence Design Systems off slightly after hours; Q3 okay, Q4 estimates below ..
2016 Cadence Design Systems beats by $0.02, revenue in-line
Financials ($)
Sales 2016 1 816 M
EBIT 2016 452 M
Net income 2016 221 M
Debt 2016 240 M
Yield 2016 -
P/E ratio 2016 34,41
P/E ratio 2017 28,64
EV / Sales 2016 4,23x
EV / Sales 2017 3,87x
Capitalization 7 446 M
More Financials
Duration : Period :
Cadence Design Systems Inc Technical Analysis Chart | CDNS | US1273871087 | 4-Traders
Full-screen chart
Technical analysis trends CADENCE DESIGN SY...
Short TermMid-TermLong Term
Technical analysis
Income Statement Evolution
More Financials
Mean consensus OUTPERFORM
Number of Analysts 9
Average target price 27,8 $
Spread / Average Target 7,2%
Consensus details
EPS Revisions
More Estimates Revisions
Lip-Bu Tan President, Chief Executive Officer & Director
John B. Shoven Chairman
Geoffrey G. Ribar Chief Financial Officer & Senior Vice President
Neil Kole Chief Information Officer & SVP
Roger S. Siboni Independent Director
More about the company
Sector and Competitors
1st jan.Capitalization (M$)
HEXAGON AB5.81%13 373
RED HAT INC6.05%13 179
SYNOPSYS, INC.3.48%9 143
More Results