Log in
E-mail
Password
Remember
Forgot password ?
Become a member for free
Sign up
Sign up
Settings
Settings
Dynamic quotes 
OFFON

4-Traders Homepage  >  Equities  >  Nasdaq  >  Cadence Design Systems    CDNS

CADENCE DESIGN SYSTEMS (CDNS)
Mes dernières consult.
Most popular
  Report  
SummaryQuotesChartsNewsAnalysisCalendarCompanyFinancialsConsensusRevisions 
News SummaryMost relevantAll newsofficial PublicationsSector newsTweets
The feature you requested does not exist. However, we suggest the following feature:

Cadence Design : Full-Flow Digital and Signoff Tools Certified on Samsung's 8LPP Process Technology

share with twitter share with LinkedIn share with facebook
share via e-mail
0
05/23/2018 | 01:26pm CEST

SAN JOSE, California, May 22 -- Cadence Design Systems, a provider of electronic design automation and semiconductor intellectual property, issued the following news release:

Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced that its full-flow digital and signoff tools have achieved certification for Samsung Foundry's 8-nanometer (nm) Low Power Plus (LPP) process. The Cadence(R) tools were certified for the Process Design Kit (PDK) and foundation library on the 8LPP process and confirmed to meet Samsung Foundry's accuracy requirements, enabling system and semiconductor companies to accelerate the delivery of 8LPP designs.

The Cadence RTL-to-GDSII design flow that has been certified for the 8LPP process technology is based on the Design Methodology (DM) of Samsung Foundry using an OpenRISC OR1200 design. To learn more about the Cadence full-flow digital and signoff solutions, please visit www.cadence.com/go/samsung8LPPcert.

The Cadence digital and signoff tools are available via a quick-start kit. The certified tools include the Innovus(TM) Implementation System, Genus(TM) Synthesis Solution, Joules(TM) RTL Power Solution, Conformal(R) Equivalence Checking, Conformal Low Power, Modus DFT Software Solution, Voltus(TM) IC Power Integrity Solution, Tempus(TM) Timing Signoff Solution, Quantus(TM) Extraction Solution, Physical Verification System (PVS), Cadence CMP Predictor (CCP) and Cadence Litho Physical Analyzer (LPA).

"Our 8LPP process delivers optimized power, performance and area over previous generations of advanced FinFET nodes and is expected to provide great benefits for applications including mobile, networking, server and automotive designs," said Ryan Lee, vice president of Foundry Marketing at Samsung Electronics. "We've been working closely with Cadence to ensure that customers can quickly and easily experience the benefits of this advanced process technology using the certified Cadence digital and signoff full-flow."

"Our mutual customers can create high-performance designs using the 8LPP process and get to market faster due to Samsung Foundry's certification of our RTL-to-GDSII reference flow," said KT Moore, vice president, product management in the Digital & Signoff Group at Cadence. "Our ongoing collaboration with Samsung Foundry demonstrates our commitment to enabling advanced-node innovation."

© 2018 Targeted News Service, source News Service

share with twitter share with LinkedIn share with facebook
share via e-mail
0
Latest news on CADENCE DESIGN SYSTEMS
05/23CADENCE DESIGN : Full-Flow Digital and Signoff Tools Certified on Samsung's 8LPP..
AQ
05/23GLOBAL CLOUD EDA MARKET SIZE, STATUS : This Research Provides an in-depth analys..
AQ
05/22CADENCE DESIGN : Full-Flow Digital and Signoff Tools Certified on Samsung’..
BU
05/18CADENCE DESIGN SYSTEMS : Free Technical Reports on Cadence Design Systems and Th..
AC
05/17CADENCE DESIGN : Fujitsu Semiconductor Adopts Cadence Chip Planning System for M..
AQ
05/17CADENCE DESIGN : Purchase of one Incisive Enterprise Simulator XL Subscription b..
AQ
05/09CADENCE DESIGN : Debuts Industry's First Analog IC Design-for-Reliability Soluti..
AQ
05/09CADENCE DESIGN : Global MEMS Design Contest Winners Announced
BU
05/08CADENCE DESIGN : Debuts Industry’s First Analog IC Design-for-Reliability ..
BU
05/07CADENCE DESIGN : Lip-Bu Tan and John Wall to Present at J.P. Morgan Conference
BU
More news
News from SeekingAlpha
05/26STOCKS TO WATCH : Powerhouse CEOs In The Limelight 
05/08ANSYS Completes Acquisition Of OPTIS For Autonomous Vehicle Tech 
04/26Earnings Season's Biggest Winners And Losers... So Far 
04/24TECHNOLOGY - TOP 5 GAINERS / LOSERS : 00 pm (04/24/2018) 
04/24Needham upgrades Cadence Design after earnings 
Financials ($)
Sales 2018 2 075 M
EBIT 2018 539 M
Net income 2018 259 M
Finance 2018 295 M
Yield 2018 -
P/E ratio 2018 45,11
P/E ratio 2019 38,37
EV / Sales 2018 5,60x
EV / Sales 2019 5,09x
Capitalization 11 908 M
Chart CADENCE DESIGN SYSTEMS
Duration : Period :
Cadence Design Systems Technical Analysis Chart | CDNS | US1273871087 | 4-Traders
Technical analysis trends CADENCE DESIGN SYSTEMS
Short TermMid-TermLong Term
TrendsBullishNeutralNeutral
Income Statement Evolution
Consensus
Sell
Buy
Mean consensus OUTPERFORM
Number of Analysts 9
Average target price 46,2 $
Spread / Average Target 9,3%
EPS Revisions
Managers
NameTitle
Lip-Bu Tan Chief Executive Officer & Director
Anirudh Devgan President
John B. Shoven Chairman
John Wall Chief Financial Officer & Senior Vice President
Neil Kole Chief Information Officer & Senior Vice President
Sector and Competitors
1st jan.Capitalization (M$)
CADENCE DESIGN SYSTEMS0.98%11 908
MICROSOFT CORPORATION15.34%755 719
RED HAT37.46%29 334
SPLUNK INC40.80%15 986
ATLASSIAN CORPORATION PLC38.27%14 729
CITRIX SYSTEMS19.95%14 440