BEAVERTON, OR, October 11, 2016 - A group of leading technology companies today announced the Gen-Z Consortium, an industry alliance working to create and commercialize a new scalable computing interconnect and protocol. This flexible, high-performance memory semantic fabric provides a peer-to-peer interconnect that easily accesses large volumes of data while lowering costs and avoiding today's bottlenecks. The alliance members include AMD, ARM, Cavium Inc., Cray, Dell EMC, Hewlett Packard Enterprise (HPE), Huawei, IBM, IDT, Lenovo, Mellanox Technologies, Micron, Microsemi, Red Hat, Samsung, Seagate, SK hynix, Western Digital Corporation, and Xilinx.

Modern computer systems have been built around the assumption that storage is slow, persistent and reliable, while data in memory is fast but volatile. As new storage class memory technologies emerge that drive the convergence of storage and memory attributes, the programmatic and architectural assumptions that have worked in the past are no longer optimal. The challenges associated with explosive data growth, real-time application demands, the emergence of low latency storage class memory, and demand for rack scale resource pools require a new approach to data access.

Gen-Z provides the following benefits:

  • High Bandwidth, Low Latency: Simplified interface based on memory semantics, scalable from tens to several hundred GB/s of bandwidth, with sub-100 ns load-to-use memory latency.
  • Advanced Workloads and Technologies: Enables data centric computing with scalable memory pools and resources for real-time analytics and in-memory applications. Accelerates new memory and storage innovation.
  • Compatible and Economical: Highly software compatible with no required changes to the operating system. Scales from simple, low cost connectivity to highly capable, rack scale interconnect.

The Gen-Z Consortium, established by current board members AMD, ARM, Cray, Dell EMC, Hewlett Packard Enterprise (HPE), Huawei, IDT, Micron, Samsung, SK hynix, and Xilinx, is an open, non-proprietary, transparent industry standards body. The consortium reflects a broader industry trend that recognizes the importance of open standards and their role in providing a level playing field to promote adoption, innovation and choice. The Gen-Z Consortium is accepting new members. The core specification, covering the architecture and protocol, will be finalized in late 2016. For more information visit www.genzconsortium.org.

About Cavium
Cavium is a leading provider of highly integrated semiconductor products that enable intelligent processing in enterprise, data center, cloud, wired and wireless service provider applications. Cavium offers a broad portfolio of integrated, software compatible processors ranging in performance from 100 Mbps to 100 Gbps that enable secure, intelligent functionality in enterprise, data center, broadband/consumer and access & service provider equipment. Cavium's processors are supported by ecosystem partners that provide operating systems, tool support, reference designs and other services. Cavium's principal offices are in San Jose, California with design team locations in California, Massachusetts, India, and China. For more information, please visit: http://www.cavium.com

All trademarks are the property of their respective owners.

Editorial contact
Rachael Watson
Nereus for Gen-Z
(503) 619-0856
rwatson@nereus-worldwide.com

Media Contact
Angel Atondo
Sr. Marketing Communications Manager
Telephone: +1 408-943-7417
Email: angel.atondo@cavium.com

Cavium Inc. published this content on 11 October 2016 and is solely responsible for the information contained herein.
Distributed by Public, unedited and unaltered, on 14 October 2016 21:59:07 UTC.

Original documenthttp://www.cavium.com/newsevents-Cavium-Industry-Leaders-Join-Forces-to-Promote-New-High-Performance-Interconnect.html

Public permalinkhttp://www.publicnow.com/view/524DDF0F88183C001C994A93BF067F3B49A27D33