Log in
Lost password
Become a member for free
Sign up
Sign up
Dynamic quotes 

4-Traders Homepage  >  Shares  >  Nasdaq  >  Synopsys, Inc.    SNPS

News SummaryMost relevantAll newsSector news 
The feature you requested does not exist. However, we suggest the following feature:

Synopsys : Unveils New ATPG Technology Delivering 10X Faster Test Pattern Generation

10/05/2015 | 09:11am US/Eastern

MOUNTAIN VIEW, Calif., Oct. 5, 2015 /PRNewswire/ --


    --  Memory-efficient, multithreaded engines utilize available server cores
        to speed up automatic test pattern generation (ATPG) and silicon
    --  Twenty-five percent fewer test patterns reduce test time and cost
    --  Tight links with the Galaxy Design Platform tools to deliver the highest
        quality test

Synopsys, Inc. (Nasdaq: SNPS) today announced a new, breakthrough ATPG and diagnostics technology that delivers 10X faster run time and 25 percent fewer test patterns to shorten schedules, accelerate silicon debug and reduce test time and cost. Innovative, memory-efficient engines for test generation, fault simulation and diagnosis execute finely segmented threads on all available server cores, maximizing throughput while minimizing the number of patterns required to achieve targeted test coverage. Combined with Synopsys' DFTMAX(TM) compression, this new test technology will enable design teams to meet their test quality, time and cost goals with unprecedented speed.

"Increasingly complex SoC designs and shrinking schedules require fast turn-around for generating high-quality manufacturing test patterns," said Roberto Mattiuzzo, SoC integration and DFT methodologies manager in STMicroelectronics' Digital and Mixed Processes ASIC division. "Working with Synopsys on their new ATPG technology should produce faster ATPG run times and significantly fewer test patterns to help us test first-silicon samples sooner and minimize time on the tester. This technology will also help accelerate our ramp-up of dense and complex products in FD-SOI technology thanks to an even more efficient flow for our ASIC customers."

The new test generation, fault simulation and diagnosis engines are extremely fast, exceedingly memory efficient and highly optimized for generating patterns and executing fine-grained multithreading of the ATPG and diagnosis processes. These innovations lead to fewer test patterns and 10X faster runtime, enable utilization of all server cores regardless of design size and surpass previous technologies that are limited by high memory usage. Moreover, tight links with Synopsys' Galaxy(TM) Design Platform tools, such as Design Compiler® RTL Synthesis, PrimeTime® timing signoff and StarRC(TM) parasitic extraction, along with other Synopsys tools, including Yield Explorer® yield analysis and Verdi® automated debug system, deliver the highest quality test while minimizing turnaround time.

"Customers worldwide rely on Synopsys' synthesis-based test solution to achieve the highest test quality on their most challenging designs," said Antun Domic, executive vice president and general manager for Synopsys' Design Group. "This announcement demonstrates our commitment to continually deliver innovative and groundbreaking test technologies, and addresses our customers' need for faster ATPG and diagnostics as well as reduced silicon test time."

About the Synopsys Synthesis-Based Test Solution

The Synopsys synthesis-based test solution is comprised of SpyGlass® DFT ADV testability analysis, DFTMAX, DFTMAX Ultra and TetraMAX® power-aware logic test and silicon diagnostics offerings; the DesignWare® STAR Hierarchical System for hierarchical test of IP and cores on an SoC; the DesignWare STAR Memory System® solution for embedded test, repair and diagnostics; the Yield Explorer® tool for design-centric yield analysis; and the Camelot(TM) software system for CAD navigation. Synopsys' test solution combines Design Compiler RTL synthesis with embedded test technology to optimize timing, power, area and congestion for test as well as functional logic, leading to faster time-to-results. The Synopsys test solution delivers tight integration across the Synopsys Galaxy Design Platform, including Design Compiler, IC Compiler(TM) II place and route system, and PrimeTime, to enable faster turnaround time meeting both design and test goals, higher defect coverage and faster yield ramp.

About Synopsys

Synopsys, Inc. (Nasdaq:SNPS) is the Silicon to Software(TM) partner for innovative companies developing the electronic products and software applications we rely on every day. As the world's 16th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP, and is also a leader in software quality and security testing with its Coverity® solutions. Whether you're a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing applications that require the highest quality and security, Synopsys has the solutions needed to deliver innovative, high-quality, secure products. Learn more at www.synopsys.com.

Editorial Contacts:
Sheryl Gulizia
Synopsys, Inc.

Lisa Gillette-Martin
MCA, Inc.
650-968-8900, ext. 115

To view the original version on PR Newswire, visit:http://www.prnewswire.com/news-releases/synopsys-unveils-new-atpg-technology-delivering-10x-faster-test-pattern-generation-300153656.html

SOURCE Synopsys, Inc.

React to this article
Latest news on SYNOPSYS, INC.
10/05 SYNOPSYS : Unveils New ATPG Technology Delivering 10X Faster Test Pattern Genera..
10/05 SYNOPSYS : Test Solution Certified for the Most Stringent Level of Automotive Sa..
10/01 SYNOPSYS : Patent Issued for Priori Corner and Mode Reduction (USPTO 9141742)
10/01 SYNOPSYS : MILITARY $29,400 Federal Contract Awarded to Synopsys
09/30 SYNOPSYS : Fuji Xerox Reduces Silicon Area by More than 50 Percent Using Synopsy..
09/29 SYNOPSYS : Announces Industry's First Security IP Solutions for New SHA-3 Crypto..
09/28 SYNOPSYS : TSMC Recognizes Synopsys with Partner Awards for Interface IP and Joi..
09/24 SYNOPSYS : Patent Issued for Multi-Mode Scheduler for Clock Tree Synthesis (USPT..
09/23 SYNOPSYS : Patent Issued for Linear Decompressor with Two-Step Dynamic Encoding ..
09/22 SYNOPSYS : Accelerates Development of IoT Designs with Industry's Most Comprehen..
Duration : Period :
Synopsys, Inc. Technical Analysis Chart | SNPS | US8716071076 | 4-Traders
Income Statement Evolution
More Financials